Тест платы sb4

[случайность]

прогон тестов платы sb4

testboard sb4

sc0.mdi.ru:SC> testboard sb4
cpuAB: All agents not usable
{/N0/SB4/P2} Running CPU POR and Set Clocks
{/N0/SB4/P3} Running CPU POR and Set Clocks
{/N0/SB4/P2} @(#) lpost         5.20.9  2008/02/26 13:13
{/N0/SB4/P3} @(#) lpost         5.20.9  2008/02/26 13:13
{/N0/SB4/P2} Copyright 2008 Sun Microsystems, Inc.  All rights reserved.
{/N0/SB4/P3} Copyright 2008 Sun Microsystems, Inc.  All rights reserved.
{/N0/SB4/P2} Use is subject to license terms.
{/N0/SB4/P3} Use is subject to license terms.
{/N0/SB4/P2} Running Basic CPU
{/N0/SB4/P3} Running Basic CPU
{/N0/SB4/P2} Subtest: Setting Fireplane Config Registers for aid 0x12
{/N0/SB4/P3} Subtest: Setting Fireplane Config Registers for aid 0x13
{/N0/SB4/P2} Subtest: Display CPU Version, frequency
{/N0/SB4/P3} Subtest: Display CPU Version, frequency
{/N0/SB4/P2} Version register = 003e0015.21000507
{/N0/SB4/P3} Version register = 003e0015.21000507
{/N0/SB4/P2} CPU features = 0000224f.004204ff
{/N0/SB4/P3} CPU features = 0000224f.004204ff
{/N0/SB4/P2} Ecache Control Register 00000000.07a34c00
{/N0/SB4/P3} Ecache Control Register 00000000.07a34c00
{/N0/SB4/P2} Cpu/System ratio = 6, cpu actual frequency = 900
{/N0/SB4/P3} Cpu/System ratio = 6, cpu actual frequency = 900
{/N0/SB4/P2} @(#) lpost         5.20.9  2008/02/26 13:13
{/N0/SB4/P3} @(#) lpost         5.20.9  2008/02/26 13:13
{/N0/SB4/P2} Copyright 2008 Sun Microsystems, Inc.  All rights reserved.
{/N0/SB4/P3} Copyright 2008 Sun Microsystems, Inc.  All rights reserved.
{/N0/SB4/P2} Use is subject to license terms.
{/N0/SB4/P3} Use is subject to license terms.
{/N0/SB4/P2} Subtest: I-Cache RAM Test
{/N0/SB4/P3} Subtest: I-Cache RAM Test
{/N0/SB4/P2} Subtest: I-Cache TAGS Test
{/N0/SB4/P3} Subtest: I-Cache TAGS Test
{/N0/SB4/P2} Subtest: I-Cache Valid/Predict TAGS Test
{/N0/SB4/P3} Subtest: I-Cache Valid/Predict TAGS Test
{/N0/SB4/P2} Subtest: I-Cache Snoop Tags Test
{/N0/SB4/P3} Subtest: I-Cache Snoop Tags Test
{/N0/SB4/P2} Subtest: I-Cache Branch Predict Array Test
{/N0/SB4/P3} Subtest: I-Cache Branch Predict Array Test
{/N0/SB4/P2} Subtest: I-Cache Initialization
{/N0/SB4/P3} Subtest: I-Cache Initialization
{/N0/SB4/P2} Subtest: D-Cache RAM Test
{/N0/SB4/P3} Subtest: D-Cache RAM Test
{/N0/SB4/P2} Subtest: D-Cache TAGS Test
{/N0/SB4/P3} Subtest: D-Cache TAGS Test
{/N0/SB4/P2} Subtest: D-Cache MicroTags Test
{/N0/SB4/P3} Subtest: D-Cache MicroTags Test
{/N0/SB4/P2} Subtest: D-Cache SnoopTags Test
{/N0/SB4/P3} Subtest: D-Cache SnoopTags Test
{/N0/SB4/P2} Subtest: D-Cache Initialization
{/N0/SB4/P3} Subtest: D-Cache Initialization
{/N0/SB4/P2} Subtest: W-Cache RAM Test
{/N0/SB4/P3} Subtest: W-Cache RAM Test
{/N0/SB4/P2} Subtest: W-Cache TAGS Test
{/N0/SB4/P3} Subtest: W-Cache TAGS Test
{/N0/SB4/P2} Subtest: W-Cache Valid bit Test
{/N0/SB4/P3} Subtest: W-Cache Valid bit Test
{/N0/SB4/P2} Subtest: W-Cache Bank valid bit Test
{/N0/SB4/P3} Subtest: W-Cache Bank valid bit Test
{/N0/SB4/P2} Subtest: W-Cache SnoopTAGS Test
{/N0/SB4/P3} Subtest: W-Cache SnoopTAGS Test
{/N0/SB4/P2} Subtest: W-Cache Initialization
{/N0/SB4/P3} Subtest: W-Cache Initialization
{/N0/SB4/P2} Subtest: P-Cache RAM Test
{/N0/SB4/P3} Subtest: P-Cache RAM Test
{/N0/SB4/P2} Subtest: P-Cache TAGS Test
{/N0/SB4/P3} Subtest: P-Cache TAGS Test
{/N0/SB4/P2} Subtest: P-Cache SnoopTags Test
{/N0/SB4/P3} Subtest: P-Cache SnoopTags Test
{/N0/SB4/P2} Subtest: P-Cache Status Data Test
{/N0/SB4/P3} Subtest: P-Cache Status Data Test
{/N0/SB4/P2} Subtest: P-Cache Initialization
{/N0/SB4/P3} Subtest: P-Cache Initialization
{/N0/SB4/P2} Subtest: Branch Prediction Initialization
{/N0/SB4/P3} Subtest: Branch Prediction Initialization
{/N0/SB4/P2} Subtest: IMMU Registers Access
{/N0/SB4/P3} Subtest: IMMU Registers Access
{/N0/SB4/P2} Subtest: DMMU Registers Access
{/N0/SB4/P3} Subtest: DMMU Registers Access
{/N0/SB4/P2} Subtest: 4M DTLB RAM Test
{/N0/SB4/P3} Subtest: 4M DTLB RAM Test
{/N0/SB4/P2} Subtest: 8K DTLB RAM Test
{/N0/SB4/P3} Subtest: 8K DTLB RAM Test
{/N0/SB4/P2} Subtest: 4M DTLB TAG Test
{/N0/SB4/P3} Subtest: 4M DTLB TAG Test
{/N0/SB4/P2} Subtest: 8K DTLB TAG Test
{/N0/SB4/P3} Subtest: 8K DTLB TAG Test
{/N0/SB4/P2} Subtest: 4M ITLB RAM Test
{/N0/SB4/P3} Subtest: 4M ITLB RAM Test
{/N0/SB4/P2} Subtest: 8K ITLB RAM Test
{/N0/SB4/P3} Subtest: 8K ITLB RAM Test
{/N0/SB4/P2} Subtest: 4M ITLB TAG Test
{/N0/SB4/P3} Subtest: 4M ITLB TAG Test
{/N0/SB4/P2} Subtest: 8K ITLB TAG Test
{/N0/SB4/P3} Subtest: 8K ITLB TAG Test
{/N0/SB4/P2} Running Test Large Tag Arrays and Enable MMU
{/N0/SB4/P3} Running Test Large Tag Arrays and Enable MMU
{/N0/SB4/P2} Subtest: E-Cache Global Variables Initialization
{/N0/SB4/P3} Subtest: E-Cache Global Variables Initialization
{/N0/SB4/P2} Subtest: E-Cache TAGS Test
{/N0/SB4/P3} Subtest: E-Cache TAGS Test
{/N0/SB4/P2} Subtest: Fast Init. Verification Test
{/N0/SB4/P3} Subtest: Fast Init. Verification Test
{/N0/SB4/P2} Subtest: E-Cache TAGS ECC Test
{/N0/SB4/P3} Subtest: E-Cache TAGS ECC Test
{/N0/SB4/P2} Subtest: IMMU Initialization
{/N0/SB4/P3} Subtest: IMMU Initialization
{/N0/SB4/P2} Subtest: DMMU Initialization
{/N0/SB4/P3} Subtest: DMMU Initialization
{/N0/SB4/P2} Subtest: Map LPOST to local space
{/N0/SB4/P3} Subtest: Map LPOST to local space
{/N0/SB4/P2} Running FPU Tests
{/N0/SB4/P3} Running FPU Tests
{/N0/SB4/P2} Subtest: FPU Register Test
{/N0/SB4/P3} Subtest: FPU Register Test
{/N0/SB4/P2} Subtest: FSR Test
{/N0/SB4/P3} Subtest: FSR Test
{/N0/SB4/P2} Running Basic Ecache
{/N0/SB4/P3} Running Basic Ecache
{/N0/SB4/P2} Subtest: E-Cache Quick Verification Test
{/N0/SB4/P3} Subtest: E-Cache Quick Verification Test
{/N0/SB4/P2} Subtest: E-Cache RAM Test Part1
{/N0/SB4/P3} Subtest: E-Cache RAM Test Part1
{/N0/SB4/P2} Subtest: E-Cache RAM Test Part2
{/N0/SB4/P3} Subtest: E-Cache RAM Test Part2
{/N0/SB4/P2} Subtest: E-Cache Address Line Test
{/N0/SB4/P3} Subtest: E-Cache Address Line Test
{/N0/SB4/P2} Subtest: E-Cache Initialization of first 1K
{/N0/SB4/P3} Subtest: E-Cache Initialization of first 1K
{/N0/SB4/P2} Subtest: E-Cache Initialization
{/N0/SB4/P3} Subtest: E-Cache Initialization
{/N0/SB4/P2} Running Memory Registers Tests
{/N0/SB4/P3} Running Memory Registers Tests
{/N0/SB4/P2} Subtest: Disable Memory Controllers
{/N0/SB4/P3} Subtest: Disable Memory Controllers
{/N0/SB4/P2} Subtest: Mem Addr Control Reg Test
{/N0/SB4/P3} Subtest: Mem Addr Control Reg Test
{/N0/SB4/P2} Subtest: Mem Addr Decoding Reg Test
{/N0/SB4/P3} Subtest: Mem Addr Decoding Reg Test
{/N0/SB4/P2} Running Memory Configuration Tests
{/N0/SB4/P3} Running Memory Configuration Tests
{/N0/SB4/P2} Subtest: Memory Controller Configuration
{/N0/SB4/P3} Subtest: Memory Controller Configuration
{/N0/SB4/P2} Subtest: Memory DIMMs Init
{/N0/SB4/P3} Subtest: Memory DIMMs Init
{/N0/SB4/P2} Subtest: UP Memory Clear
{/N0/SB4/P3} Subtest: UP Memory Clear
{/N0/SB4/P2} Running Memory Tests
{/N0/SB4/P3} Running Memory Tests
{/N0/SB4/P2} Subtest: Memory Addressing
{/N0/SB4/P3} Subtest: Memory Addressing
{/N0/SB4/P2} Subtest: Memory DIMM Access
{/N0/SB4/P3} Subtest: Memory DIMM Access
{/N0/SB4/P2} Subtest: Memory MATS+
{/N0/SB4/P3} Subtest: Memory MATS+
{/N0/SB4/P2} Subtest: Memory MARCH C-
{/N0/SB4/P3} Subtest: Memory MARCH C-
{/N0/SB4/P2} Subtest: Memory Alternating Multiple Access Selection
{/N0/SB4/P3} Subtest: Memory Alternating Multiple Access Selection
{/N0/SB4/P2} Subtest: Enable Correctable Error Traps
{/N0/SB4/P3} Subtest: Enable Correctable Error Traps
{/N0/SB4/P2} Running Ecache Functional
{/N0/SB4/P3} Running Ecache Functional
{/N0/SB4/P2} Subtest: E-Cache Functional
{/N0/SB4/P3} Subtest: E-Cache Functional
{/N0/SB4/P2} Subtest: E-Cache Stress
{/N0/SB4/P3} Subtest: E-Cache Stress
{/N0/SB4/P2} Running CPU Functional
{/N0/SB4/P3} Running CPU Functional
{/N0/SB4/P2} Subtest: IMMU Functional
{/N0/SB4/P3} Subtest: IMMU Functional
{/N0/SB4/P2} Subtest: DMMU Functional
{/N0/SB4/P3} Subtest: DMMU Functional
{/N0/SB4/P2} Subtest: Dual AFSR/AFAR First Error Capture Test
{/N0/SB4/P3} Subtest: Dual AFSR/AFAR First Error Capture Test
{/N0/SB4/P2} Subtest: I-Cache Functional
{/N0/SB4/P3} Subtest: I-Cache Functional
{/N0/SB4/P2} Subtest: I-Cache Parity Functional
{/N0/SB4/P3} Subtest: I-Cache Parity Functional
{/N0/SB4/P2} Subtest: I-Cache Parity Tag
{/N0/SB4/P3} Subtest: I-Cache Parity Tag
{/N0/SB4/P2} Subtest: I-Cache Snoop Parity Tag
{/N0/SB4/P3} Subtest: I-Cache Snoop Parity Tag
{/N0/SB4/P2} Subtest: D-Cache Functional
{/N0/SB4/P3} Subtest: D-Cache Functional
{/N0/SB4/P2} Subtest: D-Cache Parity Functional
{/N0/SB4/P3} Subtest: D-Cache Parity Functional
{/N0/SB4/P2} Subtest: D-Cache Parity Tag Test
{/N0/SB4/P3} Subtest: D-Cache Parity Tag Test
{/N0/SB4/P2} Subtest: W-Cache Functional
{/N0/SB4/P3} Subtest: W-Cache Functional
{/N0/SB4/P2} Subtest: P-Cache Functional
{/N0/SB4/P3} Subtest: P-Cache Functional
{/N0/SB4/P2} Subtest: FPU Functional
{/N0/SB4/P3} Subtest: FPU Functional
{/N0/SB4/P2} Subtest: FPU Functional Stress
{/N0/SB4/P3} Subtest: FPU Functional Stress
{/N0/SB4/P2} Subtest: Graphics Functional
{/N0/SB4/P3} Subtest: Graphics Functional
{/N0/SB4/P2} Running Advanced CPU Tests
{/N0/SB4/P3} Running Advanced CPU Tests
{/N0/SB4/P2} Subtest: CPU Superscalar Dispatch
{/N0/SB4/P3} Subtest: CPU Superscalar Dispatch
{/N0/SB4/P2} Subtest: SPARC Atomic Instruction Test
{/N0/SB4/P3} Subtest: SPARC Atomic Instruction Test
{/N0/SB4/P2} Subtest: Non SPARC Atomic Instruction Test
{/N0/SB4/P3} Subtest: Non SPARC Atomic Instruction Test
{/N0/SB4/P2} Subtest: SOFTINT Register and Interrupt Test
{/N0/SB4/P3} Subtest: SOFTINT Register and Interrupt Test
{/N0/SB4/P2} Subtest: CPU Tick and Tick Compare Registers Test
{/N0/SB4/P3} Subtest: CPU Tick and Tick Compare Registers Test
{/N0/SB4/P2} Subtest: CPU Stick and Stick Compare Registers Test
{/N0/SB4/P3} Subtest: CPU Stick and Stick Compare Registers Test
{/N0/SB4/P2} Subtest: FPU Move to Registers Test
{/N0/SB4/P3} Subtest: FPU Move to Registers Test
{/N0/SB4/P2} Subtest: FPU Branch Test
{/N0/SB4/P3} Subtest: FPU Branch Test
{/N0/SB4/P2} Subtest: Branch Memory Test
{/N0/SB4/P3} Subtest: Branch Memory Test
{/N0/SB4/P2} Subtest: CPU Stress
{/N0/SB4/P3} Subtest: CPU Stress
{/N0/SB4/P2} Running CPU ECC Tests
{/N0/SB4/P3} Running CPU ECC Tests
{/N0/SB4/P2} Subtest: Fast ECC errors test
{/N0/SB4/P3} Subtest: Fast ECC errors test
{/N0/SB4/P2} Subtest: MTAG ECC errors test
{/N0/SB4/P3} Subtest: MTAG ECC errors test
{/N0/SB4/P2} Subtest: SYSTEM ECC errors test
{/N0/SB4/P3} Subtest: SYSTEM ECC errors test
{/N0/SB4/P2} Subtest: Ecache Tag ECC errors test
{/N0/SB4/P3} Subtest: Ecache Tag ECC errors test
{/N0/SB4/P2} Running System Level Tests
{/N0/SB4/P3} Running System Level Tests
{/N0/SB4/P2} Subtest: MP Memory Access Test
{/N0/SB4/P3} Subtest: MP Memory Access Test
{/N0/SB4/P2} Subtest: Invalidate Caches
{/N0/SB4/P3} Subtest: Invalidate Caches
{/N0/SB4/P2} Running Board Memory Interleave
{/N0/SB4/P3} Running Board Memory Interleave
{/N0/SB4/P2} Subtest: Board Memory Interleave Configuration
{/N0/SB4/P3} Subtest: Board Memory Interleave Configuration
{/N0/SB4/P0} Unpopulated
{/N0/SB4/P1} Unpopulated
{/N0/SB4/P2} Passed
{/N0/SB4/P3} Passed